Cypress Semiconductor /psoc63 /SAR /INTR_SET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTR_SET

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EOS_SET)EOS_SET 0 (OVERFLOW_SET)OVERFLOW_SET 0 (FW_COLLISION_SET)FW_COLLISION_SET 0 (DSI_COLLISION_SET)DSI_COLLISION_SET 0 (INJ_EOC_SET)INJ_EOC_SET 0 (INJ_SATURATE_SET)INJ_SATURATE_SET 0 (INJ_RANGE_SET)INJ_RANGE_SET 0 (INJ_COLLISION_SET)INJ_COLLISION_SET

Description

Interrupt set request register

Fields

EOS_SET

Write with ‘1’ to set corresponding bit in interrupt request register.

OVERFLOW_SET

Write with ‘1’ to set corresponding bit in interrupt request register.

FW_COLLISION_SET

Write with ‘1’ to set corresponding bit in interrupt request register.

DSI_COLLISION_SET

Write with ‘1’ to set corresponding bit in interrupt request register.

INJ_EOC_SET

Write with ‘1’ to set corresponding bit in interrupt request register.

INJ_SATURATE_SET

Write with ‘1’ to set corresponding bit in interrupt request register.

INJ_RANGE_SET

Write with ‘1’ to set corresponding bit in interrupt request register.

INJ_COLLISION_SET

Write with ‘1’ to set corresponding bit in interrupt request register.

Links

() ()